Regviz

Freescale Semiconductor /MK60DZ10 /WDOG /STCTRLH

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STCTRLH

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MK60DZ10/WDOG/STCTRLH#0x0

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)WDOGEN 0 (0)CLKSRC 0 (0)IRQRSTEN 0 (0)WINEN 0 (0)ALLOWUPDATE 0 (0)DBGEN 0 (0)STOPEN 0 (0)WAITEN 0 (0)STNDBYEN 0 (TESTWDOG)TESTWDOG 0 (0)TESTSEL 0 (00)BYTESEL 0 (0)DISTESTWDOG

DBGEN=0, STOPEN=0, WINEN=0, WDOGEN=0, BYTESEL=00, WAITEN=0, CLKSRC=0, TESTSEL=0, STNDBYEN=0, DISTESTWDOG=0, ALLOWUPDATE=0, IRQRSTEN=0

Description

Watchdog Status and Control Register High

Fields

WDOGEN

no description available

0 (0): WDOG is disabled.

1 (1): WDOG is enabled.
CLKSRC

no description available

0 (0): Dedicated clock source selected as WDOG clock (LPO Oscillator).

1 (1): WDOG clock sourced from alternate clock source.
IRQRSTEN

no description available

0 (0): WDOG time-out generates reset only.

1 (1): WDOG time-out initially generates an interrupt. After WCT time, it generates a reset.
WINEN

no description available

0 (0): Windowing mode is disabled.

1 (1): Windowing mode is enabled.
ALLOWUPDATE

no description available

0 (0): No further updates allowed to WDOG write once registers.

1 (1): WDOG write once registers can be unlocked for updating.
DBGEN

no description available

0 (0): WDOG is disabled in CPU Debug mode.

1 (1): WDOG is enabled in CPU Debug mode.
STOPEN

no description available

0 (0): WDOG is disabled in CPU stop mode.

1 (1): WDOG is enabled in CPU stop mode.
WAITEN

no description available

0 (0): WDOG is disabled in CPU wait mode.

1 (1): WDOG is enabled in CPU wait mode.
STNDBYEN

no description available

0 (0): WDOG is disabled in system Standby mode.

1 (1): WDOG is enabled in system Standby mode.
TESTWDOG

no description available
TESTSEL

no description available

0 (0): Quick test. The timer runs in normal operation. You can load a small time-out value to do a quick test.

1 (1): Byte test. Puts the timer in the byte test mode where individual bytes of the timer are enabled for operation and are compared for time-out against the corresponding byte of the programmed time-out value. Select the byte through BYTESEL[1:0] for testing.
BYTESEL

no description available

0 (00): Byte 0 selected

1 (01): Byte 1 selected

2 (10): Byte 2 selected

3 (11): Byte 3 selected
DISTESTWDOG

no description available

0 (0): WDOG functional test mode is not disabled.

1 (1): WDOG functional test mode is disabled permanently until reset.

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data